|
 
      
  
|
Conference Day One
Tuesday May 18th from 8:30 - 5:30 |
|
Keynote - The System Level Design Challenge
Mike Muller Chief Technology Officer, ARM
Session One - High-Performance Embedded Processing
Kevin Krewell, Editor in Chief, In-Stat/MDR
|
| A New ARMv6 Symmetric Multiprocessing Core |
|
|
| Peter Middleton, Engineering Manager-Sophia, ARM |
|
|
|
| V4e ColdFire Microprocessors for Control, Connectivity,
and Security |
|
|
| C. Edward Nuckolls, Fellow of Technical Staff,
Freescale Semiconductor |
|
|
|
| The RM9150MR and the Fast Device Bus Architecture |
|
|
| John Kinsel, Principal Engineer, PMC-Sierra |
|
|
|
| An Embedded x86 Processor with Integrated Security
Hardware |
|
|
| Glenn Henry, Founder & President, Centaur Technology |
|
|
 Session
Two - Software Tools for Embedded Systems
Tom R. Halfhill, Senior Analyst, In-Stat/MDR
|
| The CoSy Express Compiler Generator for Architecture
Exploration |
|
|
| Martijn de Lange, Founder and CEO, ACE Associated
Computer Experts bv. |
|
|
|
| The HiveCC Compiler for Massively Parallel ULIW
Cores |
|
|
| Dr. Ir. Lex Augusteijn, Chief Compiler Architect,
Silicon Hive |
|
|
|
| Dynamite Embedded-Fast Binary Translation for
Embedded Processors |
|
|
| Alasdair Rawsthorne, Founder and CTO, Transitive
Corporation |
|
|
Session Three - Embedded Signal Processing
Max Baron, Principal Analyst, In-Stat/MDR
|
| Inside ARM's Optimal Data Engine Technology |
|
|
| Koen Van Nieuwenhove, Product Development Manager,
ARM |
|
|
|
| Extending FirePath for Broadband Communications |
|
|
| Sophie Wilson, Chief Architect of FirePath, Broadcom |
|
|
|
| Motorola's New StarCore-Based Family |
|
|
| Joseph Gergen, Chief Architect, Freescale Semiconductor |
|
|
|
| A Second-Generation High-performance DSP Engine |
|
|
| Beatrice Fu, Sr. Vice President of Engineering,
Tensilica, Inc. |
|
|
Conference Day Two
Wednesday May 19th from 9:00 - 5:05
Keynote - Embedded Technology Driving
the Future of Consumer Technology
William T. Edwards, Ph.D. Chief Strategy Officer, AMD
Session Four - Processors for Video Applications
Jeff Bier, General Manager, Berkeley Design
Technology, Inc.
|
| Ultra Data: A Next Generation Video Processor
Core |
|
|
| Jonah Probell, Founder and Principal Design Engineer,
Ultra Data Corporation |
|
|
|
| A Scalable Multiprocessor DSP for Video and Imaging |
|
|
| Arthur Chang, CEO & CTO, Cradle Technology |
|
|
|
| A Video/Imaging Coprocessor for Mobile Multimedia |
|
|
| Avner Goren, Senior Member of the Technical Staff,
Texas Instruments |
|
|
Session
Five - Low-Power Embedded
Max Baron, Principal Analyst, In-Stat/MDR
|
| Nios II—A New Extensible 32-bit RISC Architecture |
|
|
| Tim Allen, Senior Director, Processor Engineering,
Altera Corporation |
|
|
|
| An Enhanced Geode x86 SoC |
|
|
| Steve Kommrusch, Senior Manager, Design Engineer,
AMD |
|
|
|
| Secrets of the ARC 700 Revealed |
|
|
| Nigel Topham, Chief Architect, ARC International |
|
|
|
| The Multimedia Application Processor for Next-Generation,
Feature-Rich Handsets |
|
|
| Erez Sperling, Director of Architecture and Algorithms,
Emblaze Semiconductor |
|
|
|
| The Next-Generation Xtensa Configurable Core with
FLIX |
|
|
| Ashish Dixit, Vice President of Hardware Engineering,
Tensilica, Inc. |
|
|
|
| An Architecture for Converging Mobile Devices |
|
|
|
|
Panel: On-chip
Interconnect Technology
Jim McGregor, Principal Analyst, In-Stat/MDR
Panelists:
Peter Aldworth, Hardware Systems Architect,
ARM
Peter Galicki, CEO, CrossBow
Uri Cummings, Co-founder, Fulcrum
Brian Holden, Principal Engineer, PMC-Sierra
Drew Wingard, CTO, Sonics
|
 |
